

Attorney Docket No. 826.1767

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re P	aten	t Ap	plica	ition of:		160
Kwam	e Os	ei B	OAT	ENG		U.S.
Applica	ation	No	<b>.:</b>		Group Art Unit:	JC542 U.S
Filed:	Nov	emb	er 5,	, 2001	Examiner:	
For:	APF	PAR	UTA	S AND METHOD FOR TEST-ST	FIMULI COMPACTION	
				INFORMATION DISCLOS	URE STATEMENT	
Assista Washi				ioner for Patents 20231		
Sir:						
the sul	ed ce bject	ertai U.S	in info 3. pat	ormation which the Examiner ma	ovisions of 37 CFR § 1.56, there is hereby by consider material to the examination of that the Examiner make this information of the subject application.	f
	1.		Encl	osures accompanying this Inform	nation Disclosure Statement are:	
	1 1 1	a. b. c. d.		application or a PCT Internation English language translation (co each non-English language pub Explanations of Relevancy of Re	omplete or relevant portion(s)) attached to	0
	2.				a concise explanation of what is presently ach non-English language publication is	y
		2a. 2b.	_	enclosed "English-language ver indicates the degree of relevant 609, Minimum Requirements for	2a, 2b, 2c and/or 2d)  th language publications were cited on the sion of the search report or action which ce found by the foreign office". (See MPE or an Information Disclosure Statement, Pelevance, pp. 600-100 to 600-101, Rev. 1	EP Part

	2c. 🗌 2d. 🔲	satisfied because an portion(s)) is attached enclosed as Attachmo	I to each no	n-English lan		
	to be, ma (other th	ssion is made that the aterial to patentability i an search report(s) fro onal Search Report, if	nor a repres m a counte	entation that rpart foreign	a search has application or	been made a PCT
			Respectf	ully submitted	d,	
Dated: No 700 Elever Washingto Telephone: Facsimile:	nth Street n, D.C. 2 : (202) 43	, N.W., Suite 500 20001 34-1500	STAAS &	James D. I		<u></u>

ø

FORM PTO-1449

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

APPLICATION NO.

826.1767

FIRST NAMED INVENTOR

ATTORNEY DOCKET NO.

Kwame Osei BOATENG

FILING DATE

November 5, 2001

GROUP ART UN

### **U.S. PATENT DOCUMENTS**

			0.0.1.	ATENT DOCUMENTO			
EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						
	AB						
	AC						
	AD					<u></u>	
	AE						
	AF						

# **FOREIGN PATENT DOCUMENTS**

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	LATION NO
AG							
AH							
Al							
AJ							
AK							
AL							

# OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

AM	M. S. Hsiao and S. T. Chakradhar, "Partitioning and Reordering Techniques for Static Test Sequence Compaction of Sequential Circuits," Proceedings of the 7 <sup>th</sup> IEEE Asian Test Symposium, pp. 452-457.
AN	M. S. Hsiao and S. T. Chakradhar, "State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits," Proceedings of Design, Automation, and Test in Europe Conf., pp. 557-582.
AO	M. S. Hsiao and E. M. Rudnick and J. H. Patel, "Fast Algorithms For Static Compaction of Sequential Circuit Test Vectors," Proceedings of IEEE VLSI Test Symposium, pp. 188-195.

	MINE	F
--	------	---

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

# ATTORNEY DOCKET NO. 826.1767 FIRST NAMED INVENTOR KWAME OSEI BOATENG FILING DATE GROUP ART UNIT

November 5, 2001

# LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

_								
	16	$D\Lambda$	TEI	ΝТ	DC	CI.	IMF	ите

U.S. FATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						-
	АВ						
	AC						
	AD						
	AE						
	AF						

# **FOREIGN PATENT DOCUMENTS**

 ····				<del></del>	,		
	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANS YES	LATION NO
AG							
АН							
Al							
AJ							
AK							
AL							

# OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

AM	I. Pomeranz and S. M. Reddy, "On Test Compaction Objectives for Combinational and Sequential Circuits," Proceedings of IEEE International Conference on VLSI Design, pp. 279-284.
AN	S. Kajihara and K. Saluja, "On Test Pattern Compaction Using Random Pattern Fault Simulation," Proceedings of IEEE International Conference on VLSI Design, pp. 464-469.
AO	I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits," Proceedings of ACM International Conference on CAD, pp. 283-289.

EXAMINER	DATE CONSIDERED						
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance							
and not considered. Include copy of this form with next communication to applicant.							

FORM PTO-1449

### U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

FIRST NAMED INVENTOR	1
826.1767	ACTEIOANOIT
ATTORNEY DOCKET NO.	APPLICATION N

LIST OF	REFERENCE	S CITED BY	'APPLICANT

(Use several sheets if necessary)

Kwame Osei BOATENG

FILING DATE

November 5, 2001



### **U.S. PATENT DOCUMENTS**

			0.0.17	ATENT DOCUMENTO			
EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						
	АВ						
	AC						
	AD						
	AE						-
	AF						_

# **FOREIGN PATENT DOCUMENTS**

TOTALIST TOT								
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	
	AG							
	АН							
	Al							
	AJ	-						
	AK							
,	AL							

# OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

АМ	K. O. Boateng, H. Takahashi and Y. Takamatsu, "Diagnosing Delay Faults in Combinational Circuits Under the Ambiguous Delay Model," IEICE Transaction on Information and Systems, Vol. E82-D, No. 12, pp. 1563-1571.
AN	K. O. Boateng, H. Takahashi, and Y. Takamatsu, "Multiple Gate Delay Fault Diagnosis Using Test-Pairs for Marginal Delays," IEIEC Transaction on Information and Systems, Vol. E81-D, No. 7, pp. 706-715.
AO	N. Yanagida, H. Takahashi and Y. Takamatsu, "Multiple Fault Diagnosis By Sensitizing Input Pairs," IEEE Design and Test of Computers, Vol. 12, No. 3, pp. 44-52.

**EXAMINER** 

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.